Stratix GX Architecture, Stratix GX Device Handbook, Volume 1, Chapter 4 - Programmable Array Logic - Document - PDFSEARCH.IO

First Page	Meta Content
	Stratix GX Architecture, Stratix GX Device Handbook, Volume 1, Chapter 4 Add to Reading List Document Date: 2005-02-18 14:45:00 Open Document File Size: 1,25 MB Share Result on Facebook Company Local Interconnect Local Interconnect Logic Elements Altera Corporation / Altera Corporation / LE / Volume 1 Altera Corporation / / IndustryTerm design processing / carry chains / adder/subtractor chain / register chain / logic applications / software controls / carry chain / / Organization Local Interconnect LAB LAB Control Signals Each LAB / US Federal Reserve / A6 B6 LE6 A7 B7 LE7 A8 B8 LE8 A9 B9 LE9 A10 B10 LE10 Sum6 Carry-Out0 Carry-Out1 Sum7 Sum8 Sum9 Sum10 LAB Carry-Out Clear & Preset Logic Control LAB / GX LAB. / Stratix GX Architecture Each LAB / / Person ENA CLRN / LUT LUT LUT / / Technology DSP / / SocialTag Digital electronics Adders Computer arithmetic Altera Universal asynchronous receiver/transmitter Propagation delay Subtractor Field-programmable gate array Electronic engineering Binary logic

Stratix GX Architecture, Stratix GX Device Handbook, Volume 1, Chapter 4Add to Reading List