Back to Results
First PageMeta Content
Electrical circuits / Logic gates / Electronic design automation / Digital electronics / Flip-flop / Quasi Delay Insensitive / Field-programmable gate array / Arbiter / Verilog / Electronic engineering / Electronics / Electrical engineering


Rapid Prototyping of Self-timed Circuits S.W. Moore and P. Robinson University of Cambridge, Computer Laboratory,
Add to Reading List

Document Date: 2000-12-21 11:17:11


Open Document

File Size: 93,19 KB

Share Result on Facebook

City

Leuven / L. A. / Mead / Pasadena / /

Company

FPGAs / Cambridge University Press / IEEE Computer Society Press / Olivetti/Oracle Research Laboratory / Philips / Xilinx / XilinxTM / VLSI Systems / Proceedings / Computer Laboratory / /

Country

Belgium / /

/

Event

Bankruptcy / /

Facility

Prentice Hall / University of Groningen / P. Robinson University of Cambridge / /

IndustryTerm

floor planning tools / route tools / synthesis tool / route tool / synthesis tools / /

MusicAlbum

U.K. / /

Organization

Cambridge University / Circuits S.W. Moore and P. Robinson University of Cambridge / University of Groningen / /

Person

Ivan Sutherland / David Greaves / Myra Van Inwegen / Daniel Gordon / Steve Wilcox / Introduction / L. Seitz / /

Position

FPGA Arbiter / editor / designer / forward / arbiter / /

ProgrammingLanguage

D / Verilog / C / /

ProvinceOrState

New Brunswick / M. B. / California / /

PublishedMedium

Communications of the ACM / the VLSI journal / /

Technology

FPGA / Verilog / laptop computer / CAD / /

SocialTag