Back to Results
First PageMeta Content
Reconfigurable computing / Data transmission / Field-programmable gate array / Xilinx / Joint Test Action Group / Bitstream / Conventional PCI / Universal asynchronous receiver/transmitter / Complex programmable logic device / Electronic engineering / Electronics / Classes of computers


Product Obsolete/Under Obsolescence APPLICATION NOTE  XAPP098 November 13, 1998 (Version 1.0)
Add to Reading List

Document Date: 2013-04-29 20:36:40

Open Document

File Size: 86,24 KB

Share Result on Facebook

Company

Xilinx GmbH / Xilinx Inc. / Programmable Logic CompanySM Headquarters Xilinx Inc. / Hex / Nashua / /

/

Facility

O port / /

/

IndustryTerm

daisy chain / target device / serial configuration protocol / dedicated processing components / supervisor processor / insufficient continuous processing time / idle processing time / configuration protocol / sufficient processing time / development software / electronic products / automated test equipment / individual devices / /

Person

Kim Goldblatt / /

/

Position

onboard controller / supervisor / common text editor / Design Manager / designer / controller for coordinating configuration / selected using Template Manager / PCI System Bus Bridge Processor Boot ROM RAM Supervisor / controller / /

Product

XC4000 Readback / /

ProgrammingLanguage

C / /

ProvinceOrState

New Hampshire / /

Technology

ethernet / FPGA / LAN / RAM / one supervisor processor / Spartan serial configuration protocol / ASCII / JTAG / supervisor processor / nonvolatile memory / Spartan configuration protocol / WAN / /

URL

http /

SocialTag