Back to Results
First PageMeta Content
Electronic design automation / Electronic design / Integrated circuits / Embedded systems / Logic design / Field-programmable gate array / Design for testing / Xilinx / Logic simulation / Electronic engineering / Electronics / Design


O   ne of the responsibilities of board-level designers is to ensure that verification and failure-analysis engineers have adequate access to signals without resorting to drills, bed-of-nails testers, or focused ion be
Add to Reading List

Document Date: 2009-10-16 14:22:21

Open Document

File Size: 441,06 KB

Share Result on Facebook

Company

National Semiconductor / ARM North America / Stretch Inc / IDT / Categorize / XILINX / /

/

IndustryTerm

board-level product / end product / appropriate matching network / start-up / Video-processing / external host processor / conventional automatic-test equipment / software techniques / driver software / software kernels / power management / Software-accessible registers / highpin-count chips / board-level products / manufacturing / external debugging tools / clock networks / software-assisted debugging / /

Organization

ASIC / /

Person

Richard Fellner / Craig Lytle / Ron Wilson Ex / Chan Lee / Brent Przybus / Ken Havens / MIKE VREG USB / Ashish Thanawala / Robbie Shergill / Ron Wilson / /

/

Position

driver / test engineer / manager / chief executive officer / vice president of largeoctober / director of platform marketing / Executive Editor / director of applications / engineer / director of systems engineering / CONTROLLER / /

Product

FPGAs / /

Technology

FPGA / HDMI / HIGH-DEFINITION MULTIMEDIA INTERFACE / ASIC / highpin-count chips / board Design / external host processor / SDRAM / simulation / FLASH / local processor / using a low-cost FPGA / /

URL

www.stretchinc.com / www.idt.com / www.edn.com/091008cs / www.xilinx.com / www.ambarella.com / www.arm.com / www.edn.com/features / /

SocialTag