Programmable Array Logic - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2005-04-27 00:51:08 Computer architecture Central processing unit Integrated circuits Reconfigurable datapath array Field-programmable gate array Programmable logic device Parallel computing CPU design Data stream Electronic engineering Electronics Reconfigurable computing		Add to Reading List Source URL: hartenstein.de Download Document from Source Website File Size: 690,99 KB Share Document on Facebook

	R. Hartenstein, M. Herz, Th. Hoffmann, U. Nageldinger: KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures; 5th Asia and South Pacific Design Automation Conference 2000, ASP- DocID: 1tbad - View Document
	1 Why we need Reconfigurable Computing Education Reiner Hartenstein, IEEE life fellow, TU Kaiserslautern, http://hartenstein.de Abstract. Reconfigurable Computing, the second RAM-based DocID: 9pos - View Document
	The Expensive von Neumann Paradigm: is its Predominance still Tolerable? Reiner Hartenstein, IEEE fellow, TU Kaiserslautern http://hartenstein.de/RH-bio.pdf Abstract. Mainly three different highly problematic issues come DocID: 8Wi1 - View Document
	PDF Document DocID: Zvk - View Document