<--- Back to Details
First PageDocument Content
Field-programmable gate array / MicroBlaze / Computer architecture / Xilinx / Evolvable hardware / Soft microprocessor / Reconfigurable computing / Logic gate / Multi-core processor / Electronic engineering / Electronics / Computing
Date: 2006-07-06 03:29:00
Field-programmable gate array
MicroBlaze
Computer architecture
Xilinx
Evolvable hardware
Soft microprocessor
Reconfigurable computing
Logic gate
Multi-core processor
Electronic engineering
Electronics
Computing

Add to Reading List

Source URL: folk.uio.no

Download Document from Source Website

File Size: 497,02 KB

Share Document on Facebook

Similar Documents

Published in Evolvable Systems: From Biology to Hardware 2010; Gianluca Tempesti, Andy Tyrrell and Julian Miller, editors. The original publication is available at www.springerlink. com. HyperNEAT for Locomotion Control

DocID: 1kH1O - View Document

Applied mathematics / Science / Numerical analysis / Evolutionary computation / Operations research / Genetic programming / Genetic algorithm / Evolvable hardware / Evolutionary programming / Evolutionary algorithms / Mathematical optimization / Cybernetics

GECCO-2000 Genetic and Evolutionary Computation Conference (GECCOA recombination of the Fifth Annual Genetic Programming Conference (GPand the International Conference on Genetic Algorithms (ICGAJul

DocID: 17Stw - View Document

Science / Cybernetics / Artificial intelligence / Computational statistics / Network architecture / Artificial neural network / Evolvable hardware / Machine learning / Fuzzy control system / Computational neuroscience / Neural networks / Applied mathematics

Logic Systems Laboratory (EPFL): Roadmap in Artificial Neural Network technologies The Logic Systems Laboratory, School of Computer and Communication Sciences, Swiss Federal Institute of Technology-Lausanne (EPFL) conduc

DocID: 11OBk - View Document

Electronics / Field-programmable gate array / Reconfigurable computing / Logic gates / Evolvable hardware / Flip-flop / Multiplexer / Parallel computing / Electronic engineering / Digital electronics / Electronic design

The PIG Paradigm: The Design and Use of a Massively Parallel Fine Grained Self-Reconfigurable Infinitely Scalable Architecture From Proceedings of the First NASA/DoD Workshop on Evolvable Hardware Copyright© 1999 IEEE N

DocID: 100Rb - View Document

Astronomy / Sobel operator / Image processing / Sekanina / Salt and pepper noise

Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware

DocID: ZZgM - View Document