First Page | Meta Content | |
---|---|---|
![]() | Document Date: 2005-12-01 18:00:24Open Document File Size: 316,38 KBShare Result on FacebookCityRochester / /CompanyLos Alamos National Laboratory / IBM Server Group / Lawrence Livermore National Laboratory / /CurrencyAMD / USD / AWG / /EventBusiness Partnership / Product Release / Force Majeure / /FacilityLawrence Livermore National Laboratory / Los Alamos National Laboratory / Columbia University / S Hall / California Institute of Technology / University of California / /IndustryTermtorus network / system-on-a-chip technology / teraFLOPS-scale computing / software errors / tree network / rack electronics / collective communications / message processor / inter-node communications network functions / communications processor / communications intensive operations / internal and external customer applications / retransmission protocol / compute-intensive applications / computing / token protocol / software packet header / adaptive sub-network / target peak processing power / scientific computing / speed interconnection networks / /OperatingSystemL3 / /OrganizationCalifornia Institute of Technology / Columbia University / University of California / U.S. Department of Energy / Floating-Point Unit / ASIC / United States Department of Energy ASCI Advanced Architecture Research Program / San Diego Supercomputer Center / /PersonLawrence Livermore / /Positiondriver / MP / pre-compensating driver / arbiter / integrated external DDR memory controller / representative / controller / /ProductLocal Injection / PowerPC / BlueGene / /ProvinceOrStateManitoba / California / /TechnologyCMOS processors / floating point unit / message processor / JTAG / system-on-a-chip / system-on-a-chip technology / SRAM / embedded PowerPC processor / ASIC / Flow control / token protocol / communications processor / SDRAM / 25 3072 77k Clock chip / HIPPI-like retransmission protocol / 440 processor / embedded processor / gigabit Ethernet / /SocialTag |