Supporting Intel Transactional Synchronization Extensions in QEMU Sebastien Dabdoub

First Page		Document Content
Date: 2012-12-16 20:05:27 System software Computer architecture Computer memory Transactional memory Software transactional memory IBM PC compatibles Transactional Synchronization Extensions Linearizability CPU cache Concurrency control Transaction processing Computing		Supporting Intel Transactional Synchronization Extensions in QEMU Sebastien Dabdoub Add to Reading List Source URL: people.csail.mit.edu Download Document from Source Website File Size: 63,87 KB Share Document on Facebook

	Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance Computing R DocID: 1tgKV - View Document
	Safely Accessing Time Stamps in Transactions Stephan Diestelhorst Advanced Micro Devices, Inc. Martin Pohlack DocID: 1r1Cv - View Document
	Transactional IPC in Fiasco.OC Can we get the multicore case verified for free? Till Smejkal, Adam Lackorzynski, Benjamin Engel and Marcus Völp Operating Systems Group Technische Universität Dresden, Germany DocID: 1q4ro - View Document
	High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah) DocID: 1ppnX - View Document
	Accelerating Irregular Computations with Hardware Transactional Memory and Active Messages Maciej Besta Torsten Hoefler DocID: 1kTZj - View Document