Back to Results
First PageMeta Content
MIPS architecture / Central processing unit / R4000 / R4600 / R8000 / CPU cache / R10000 / R2000 / Reduced instruction set computing / Computer hardware / Computer architecture / R5000


MIPS R5000 Microprocessor Technical Backgrounder Performance:
Add to Reading List

Document Date: 1999-05-17 08:56:29

Open Document

File Size: 37,01 KB

Share Result on Facebook

City

Nixdorf / /

Company

MIPS Technologies Inc. / LSI Logic Corp. / AT&T / Integrated Device Technology Inc. / Sony / Toshiba Corporation / Philips / Silicon Graphics / NEC Corporation / NKK Corporation / Cisco / Siemens / Tektronix / /

Currency

COP / /

Event

Product Issues / /

Facility

Pyramid Technology / /

IndustryTerm

consumer electronics / process technologies / acceleration hardware / Graphics applications / cache consistency protocol / desktop computing environment / derivative products / large applications / geometry-processing intensive / geometry-processing / geometry-processing applications / instruction-set computing / on-chip / performance computing applications / /

OperatingSystem

Microsoft Windows / /

Organization

MADD / /

Product

Sanyo Pro-200 Cellular Phone / bit columns / /

ProgrammingLanguage

FP / /

ProvinceOrState

Manitoba / /

Technology

semiconductor / cache consistency protocol / Symmetric multiprocessing / RAM / 4 processors / 3-D / Virtual Reality / VPN / PentiumPro processors / process technologies / 3D graphics / Processors The R5000 processor / SRAM / operating system / floating-point arithmetic instructions Large on-chip / R4400 processors / The R5000 processor / External Clock Signal The R5000 processor / R5000 processor / RISC processors / Large On-chip Caches The R5000 processor / CAD / /

SocialTag