First Page | Document Content | |
---|---|---|
![]() Date: 2006-05-04 05:09:20Central processing unit Clock signal Cycles per instruction Instructions per second Computer performance FLOPS Instruction set MIPS architecture R8000 Computer architecture Computer hardware Computing | Source URL: devel-rok.informatik.hu-berlin.deDownload Document from Source WebsiteShare Document on Facebook |