Analysis of Cross-layer Vulnerability to Variations: An Adaptive Instruction-level to Task-level Approach 1 Abbas Rahimi CSE, UC San Diego La Jolla, CA 92093, USA

First Page		Document Content
Date: 2014-02-11 01:12:49 Parallel computing Central processing unit Computer architecture Instruction set architectures Instruction set SIMD Program counter ARM architecture Processor register General-purpose computing on graphics processing units OpenMP		Analysis of Cross-layer Vulnerability to Variations: An Adaptive Instruction-level to Task-level Approach 1 Abbas Rahimi CSE, UC San Diego La Jolla, CA 92093, USA Add to Reading List Source URL: mesl.ucsd.edu Download Document from Source Website File Size: 3,32 MB Share Document on Facebook

	Technical Report UW-CSEPorting Hyperkernel to the ARM Architecture Dylan Johnson University of Washington DocID: 1xTT5 - View Document
	Systems Architecture ARM Assembler Addressing Modes DocID: 1vfdd - View Document
	Systems Architecture ARM Assembler Logic Logic – p. 1/11 DocID: 1v8XD - View Document
	C++ ABI for the ARM Architecture DocID: 1uJu5 - View Document
	Systems Architecture ARM Assembler Data Movement Beginning Programs – p. 1/10 DocID: 1tUGl - View Document