<--- Back to Details
First PageDocument Content
Technology / Computing / Electronics / EnSilica / ESi-RISC / LTE / Mobile technology / Mobile telecommunications / Telecommunications / Multi-core processor / Field-programmable gate array / System on a chip
Date: 2015-06-05 03:25:56
Technology
Computing
Electronics
EnSilica
ESi-RISC
LTE
Mobile technology
Mobile telecommunications
Telecommunications
Multi-core processor
Field-programmable gate array
System on a chip

Microsoft Word - ENS024-eSi-32X0MP-Final.docx

Add to Reading List

Source URL: www.avant-tek.com

Download Document from Source Website

File Size: 245,21 KB

Share Document on Facebook

Similar Documents

Computing / Computer architecture / Embedded microprocessors / Electronics / ESi-RISC / EnSilica / Instruction set architectures / Soft microprocessor / Nios II

eSi-3200 – 32-bit, low-cost & low-power CPU EnSilica’s eSi-3200 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs with on-chip memories. The eSi-3

DocID: 1rbpk - View Document

Technology / Computing / Electronics / EnSilica / ESi-RISC / LTE / Mobile technology / Mobile telecommunications / Telecommunications / Multi-core processor / Field-programmable gate array / System on a chip

Microsoft Word - ENS024-eSi-32X0MP-Final.docx

DocID: 1qGWs - View Document

Computing / Computer architecture / Computer engineering / Embedded microprocessors / Instruction set architectures / EnSilica / ESi-RISC / Central processing unit / JTAG / ARC / 16-bit / Reduced instruction set computing

eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t

DocID: 1qANV - View Document

Computer architecture / Computing / Computer engineering / Instruction set architectures / Embedded microprocessors / ESi-RISC / EnSilica / Soft microprocessor / Nios II

eSi-3250 – 32-bit, high-performance CPU EnSilica’s eSi-3250 CPU IP core is a high-performance processor ideal for integration into ASIC and/or FPGA designs with off-chip memories. The eSi-3250 is suited to a wide ran

DocID: 1qhoE - View Document

Embedded microprocessors / Real-time operating systems / EnSilica / Instruction set architectures / ESi-RISC / ThreadX / Soft microprocessor / Embedded system / ARC / 16-bit / Field-programmable gate array / Embedded software

Microsoft Word - ENS026-Express Logic ThreadX-Final.docx

DocID: 1pGtt - View Document