Back to Results
First PageMeta Content
Instruction set architectures / Compiler optimizations / Programming language implementation / Binary translation / X86 / Accumulator / Transmeta / Reduced instruction set computing / MOV / Computer architecture / Computing / X86 architecture


Binary Translation Using Peephole Superoptimizers Sorav Bansal Computer Systems Lab Stanford University
Add to Reading List

Document Date: 2008-10-08 02:44:11


Open Document

File Size: 482,13 KB

Share Result on Facebook

Company

AT&T / Transitive Corporation / Intel / Apple / /

Currency

pence / /

/

IndustryTerm

off-line search / generation software / architecture chips / software portability / software availability / acceptable portability solution / software portability problem / optimization tool / given our initial tool / few good binary translation tools / compute-intensive applications / software developers / recent applications / source-architecture applications / software solutions / search space / lower quality solutions / /

NaturalFeature

Mt Description Maps PowerPC / /

OperatingSystem

Linux / /

Organization

Stanford University / Binary Translation Using Peephole Superoptimizers Sorav Bansal Computer Systems Lab / /

Person

Qemu / Alex Aiken / /

Position

good binary translator / binary translator / static binary translator / x86 translator / which produces consistently high performing translations / translator / translator at code generation time / aggressively optimizing translator / PowerPC-x86 binary translator / Rosetta translator / static translator / open source binary translator / full dynamic translator / dynamic translator / prototype binary translator / /

Product

PowerPC / PowerPC-x86 / /

ProgrammingLanguage

Java / Java bytecode / /

PublishedMedium

the C / /

SportsLeague

Stanford University / /

Technology

same algorithms / Linux system / Java / Linux / architecture chips / Crusoe / 4 3.0GHz processor / operating system / operating systems / /

SocialTag