Back to Results
First PageMeta Content
Digital electronics / Electronic design / C-slowing / Formal methods / Retiming / Field-programmable gate array / Xilinx / Flip-flop / LEON / Electronic engineering / Electronics / Electronic design automation


Post-placement C-slow Retiming for the Xilinx Virtex FPGA
Add to Reading List

Document Date: 2005-10-26 10:32:47


Open Document

File Size: 434,33 KB

Share Result on Facebook
UPDATE