<--- Back to Details
First PageDocument Content
Electronics / Symposium on VLSI Circuits / Electromagnetism / VLSI Technology / Very-large-scale integration / Robert Drost / Electronic engineering / Integrated circuits / Semiconductors
Date: 2013-12-18 13:00:28
Electronics
Symposium on VLSI Circuits
Electromagnetism
VLSI Technology
Very-large-scale integration
Robert Drost
Electronic engineering
Integrated circuits
Semiconductors

FIRST ANNOUNCEMENT AND CALL FOR PAPERS

Add to Reading List

Source URL: www.vlsisymposium.org

Download Document from Source Website

File Size: 447,93 KB

Share Document on Facebook

Similar Documents

594  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 2, FEBRUARY 2017 Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors

594 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 2, FEBRUARY 2017 Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors

DocID: 1v5xl - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 9, SEPTEMBERMultiplication Acceleration Through Twin Precision Magnus Själander and Per Larsson-Edefors, Senior Member, IEEE

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 9, SEPTEMBERMultiplication Acceleration Through Twin Precision Magnus Själander and Per Larsson-Edefors, Senior Member, IEEE

DocID: 1v1MR - View Document

1284  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 11, NOVEMBER 2007 Transactions Briefs Minimum Decoupling Capacitor Insertion in VLSI

1284 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 11, NOVEMBER 2007 Transactions Briefs Minimum Decoupling Capacitor Insertion in VLSI

DocID: 1tgce - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 3, MARCHArithmetic-Based Binary-to-RNS Converter Modulo {2n ±k} for jn-Bit Dynamic Range

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 3, MARCHArithmetic-Based Binary-to-RNS Converter Modulo {2n ±k} for jn-Bit Dynamic Range

DocID: 1rRJS - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 8, AUGUSTCost-Efficient SHA Hardware Accelerators Ricardo Chaves, Student Member, IEEE, Georgi Kuzmanov, Member, IEEE, Leonel Sous

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 8, AUGUSTCost-Efficient SHA Hardware Accelerators Ricardo Chaves, Student Member, IEEE, Georgi Kuzmanov, Member, IEEE, Leonel Sous

DocID: 1rv8s - View Document