Back to Results
First PageMeta Content
Computer hardware / Central processing unit / Computer memory / CPU cache / Cache / Memory management unit / Page table / Model checking / Uclid / Computer architecture / Computing / Virtual memory


Verification with Small and Short Worlds Rohit Sinha UC Berkeley Cynthia Sturton UC Berkeley
Add to Reading List

Document Date: 2012-09-01 13:52:57

Open Document

File Size: 980,21 KB

Share Result on Facebook

City

Berlin / /

Company

Infinite State Systems / Parameterized Systems / Verifying Systems / Discrete Event Systems / Intel / VMware / /

IndustryTerm

similar systems / given processor / software stacks / x86 processors / shadow page table algorithms / formalism using applications / multiplex critical systems / virtualization software / /

MarketIndex

CAM / /

OperatingSystem

Petros / /

Organization

UC Berkeley / U.S. Securities and Exchange Commission / /

Person

Randal E. Bryant / Orna Kupferman / Lahiri / Anupam Datta / David Wagner / Cynthia Sturton / /

Position

supervisor / RT / http /

Product

ShadowVisor / Franklin / S2 W. Our / /

ProgrammingLanguage

C / C++ / /

Technology

virtual machine / RAM / given processor / VPN / paging / simulation / virtual memory / operating system / x86 processors / shadow page table algorithms / /

URL

http /

SocialTag