Back to Results
First PageMeta Content
Control register / Interrupt descriptor table / Task state segment / CPUID / Global Descriptor Table / Protected mode / Processor register / 64-bit / Context switch / Computer architecture / X86 architecture / X86


Document Date: 2013-05-08 17:06:40

Open Document

Share Result on Facebook
UPDATE