![Signoff / SystemVerilog / Power optimization / EDA database / Timing closure / Electronic engineering / Electronic design automation / Synopsys Signoff / SystemVerilog / Power optimization / EDA database / Timing closure / Electronic engineering / Electronic design automation / Synopsys](https://www.pdfsearch.io/img/c8ffdfe50a9567a564259a5e4b0f8693.jpg)
| Document Date: 2014-11-07 12:40:16 Open Document File Size: 179,20 KBShare Result on Facebook
Company RTL / Synopsys Inc. / Methodology Consulting / / Country United States / / IndustryTerm topographical technology / technology-leading tools / technology nodes / technology methodologies / / Position sales representative / / Technology yy IC Compiler Zroute Technology / EDA technology / / URL www.synopsys.com / http /
SocialTag |