<--- Back to Details
First PageDocument Content
Central processing unit / Out-of-order execution / Hazard / Speculative execution / Instruction set / Memory disambiguation / Classic RISC pipeline / Computer architecture / Computer hardware / Computer engineering
Date: 2006-10-19 17:44:22
Central processing unit
Out-of-order execution
Hazard
Speculative execution
Instruction set
Memory disambiguation
Classic RISC pipeline
Computer architecture
Computer hardware
Computer engineering

In-order vs. Out-of-order Execution In-order instruction execution • instructions are fetched, executed & completed in compilergenerated order

Add to Reading List

Source URL: courses.cs.washington.edu

Download Document from Source Website

File Size: 82,04 KB

Share Document on Facebook

Similar Documents