Back to Results
First PageMeta Content
Dynamic random-access memory / Memory controller / DIMM / Random-access memory / Armenian dram / Computer memory / Computer hardware / Computing


Silicon photonics and memories Vladimir Stojanović Integrated Systems Group, RLE/MTL MIT
Add to Reading List

Document Date: 2013-07-28 00:14:25

Open Document

File Size: 3,72 MB

Share Result on Facebook

Company

DARPA MTO Texas Instruments Intel Corporation / Intel / /

Currency

AMD / /

/

IndustryTerm

banks/chip / part cross-chip / on-chip / energy advantage / cross-chip / static energy increase / /

Organization

Router DIMM DIMM DIMM DIMM Node Board / MIT / /

Person

Rajeev Ram / Krste Asanović / Imran Shamim Hanqin Li / Scott Beamer / Jin Kwon / Chen Sun / Charles Holzwarth Jason Orcutt / Cheryl Sorace / Eugen Zgraggen Michael Georgas / Milos Popovic / Ajay Joshi / Judy Hoyt / Franz Kaertner / Vladimir Stojanović / Ben Moss / Henry Smith / Jag Shah / Anatoly Khilo / Jonathan Leu / Erich Ippen / Jie Sun / Christopher Batten / /

Position

controller / /

ProgrammingLanguage

R / /

Technology

2 Processors / 8 chips / one chip / 13 Off-chip / part cross-chip / Access Point Both cross-chip / least 16 banks/chip / 1 5 Off-chip / /

SocialTag