Reducing the Cost of Conditional Transfers of Control by Using Comparison Specifications William Kreahling Western Carolina University

First Page		Document Content
Date: 2006-04-21 21:30:19 Branch predictor Branch misprediction Assembly languages Instruction set Branch predication Compiler optimization ARM architecture Processor register Classic RISC pipeline Computer architecture Central processing unit Instruction set architectures		Reducing the Cost of Conditional Transfers of Control by Using Comparison Specifications William Kreahling Western Carolina University Add to Reading List Source URL: www.cs.fsu.edu Download Document from Source Website File Size: 127,10 KB Share Document on Facebook

	Exploiting GPU Hardware Saturation for Fast Compiler Optimization Alberto Magni Christophe Dubach DocID: 1tIPP - View Document
	A Compiler for Throughput Optimization of Graph Algorithms on GPUs There is growing interest in raising the abstraction level for GPU programmers through the use of high-level programming notations and compiler technolog DocID: 1t4ls - View Document
	IBM Research - Tokyo Optimization of X10 Programs with ROSE Compiler Infrastructure Michihiro Horie†, Mikio Takeuchi†, Kiyokuni Kawachiya†, David Grove‡ †IBM Research - Tokyo DocID: 1sSbC - View Document
	Verified Peephole Optimizations for CompCert Eric Mullen Daryl Zuniga University of Washington, USA DocID: 1rsFQ - View Document
	Precise Automatable Analytical Modeling of the Cache Behavior of Codes with Indirections ´ DOALLO DIEGO ANDRADE, BASILIO B. FRAGUELA, and RAMON Universidade da Coruna DocID: 1rqme - View Document