Back to Results
First PageMeta Content
Electronic design / Aldec / Synopsys / Synplicity / VHDL / Logic synthesis / Verilog / Field-programmable gate array / High-level synthesis / Electronic engineering / Electronic design automation / Hardware description languages


Lattice ispEXPERT TM Design Solutions for the Universe of ISP PLDs TM
Add to Reading List

Document Date: 2000-11-12 14:42:23


Open Document

File Size: 218,60 KB

Share Result on Facebook

Company

Hewlett-Packard / Lattice Semiconductor Corporation / AMP / L (stylized) Lattice Semiconductor Corp. / ispEXPERT Systems / Lattice ispEXPERT TM Design Solutions / ispCONNECTIONS Partners / Continued Support Lattice Semiconductor Corp. / Mentor Graphics / Synopsys / Viewlogic (Advanced) ispEXPERT Starter Software / Unused Resources / Teradyne / /

Continent

North America / Europe / /

Country

United States / /

/

Facility

Hard Disk Space •Parallel Printer Port / /

/

IndustryTerm

design tools / daisy-chained devices / test equipment / boundary-scan based development tools / verification tools / design tool / ispLSI high-density programmable logic design solution / performance tools / system software / ispLSI device / software systems / windows-based chains / ispJTAG™ devices / ispLSI development tools / 5V devices / ispLSI devices / ispDCD software / manufacturing environment / ispCODE utilities / manufacturing / ispANALYZER software / /

NaturalFeature

Silicon Forest / /

OperatingSystem

UNIX / Windows 98 / Windows NT / Windows 95 / /

Organization

Workview Office / Software Key Warranty/Update Service / CAE / ISP Manufacturing Board / /

Person

ABEL VHDL / ABEL HDL / Navigator / Cadence Exemplar / /

/

Position

LQ Q208 LM LM Hardware Programming Support ISP Engineering Kit Model 100 The ISP Engineering / Editor / schematic editor / ISP Manufacturing Kit pDS4102-PM pDS4102E-PM / stand-alone programmer / sales representative / Intelliflow project flow manager / engineering programmer / Manager ispTA ISP Programming Verification Functional Simulation Timing Simulation Waveform Viewer Explore / / /

Product

SuperFAST / SuperWIDE / Samsung M240 Cellular Phone / Viewlogic SpeedWave / ispEXPERT System / Daisy Chain Download programming ispGDS™ Compiler software / Twin GLB / Total ISP / SuperBIG / Express software / Express / Daisy Chain Download / /

ProgrammingLanguage

C / Verilog / DC / /

ProvinceOrState

Oregon / /

Technology

Design Verification / FPGA / RAM / UNIX / Operating system / VHDL / Verilog / Batch Processor / ISP / Simulation / ISP System / /

URL

www.latticesemi.com / http /

SocialTag