Back to Results
First PageMeta Content
Computer architecture / CPU cache / Cache / Scheduling / Thread / System Idle Process / Cray MTA / Computing / Central processing unit / Computer memory


Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling Deian Stefan1 , Pablo Buiras2 , Edward Z. Yang1 , Amit Levy1 , David Terei1 , Alejandro Russo2 , and David Mazières1 1
Add to Reading List

Document Date: 2013-09-10 17:45:07


Open Document

File Size: 265,31 KB

Share Result on Facebook

City

Eliminating Cache / /

Company

AMD / AES / Intel / Facebook / /

Facility

Stanford University Chalmers University of Technology Abstract / /

IndustryTerm

fixed crypto algorithm / web applications / extensible web applications / instruction-based scheduling solution / web framework / web-platform framework / /

NaturalFeature

We mount / /

Organization

Stanford University Chalmers University of Technology Abstract / /

Position

scheduler / instruction-based scheduler / time-based scheduler / /

Product

CPU / /

ProgrammingLanguage

Haskell / /

Technology

operating system / flow control / operating systems / fixed crypto algorithm / /

URL

GitStar.com / /

SocialTag