San Francisco / Austin / Princeton / Kyoto / Munich / Honolulu / Mumbai / Marseille / San Jose / Arlington / Busan / Pisa / Cambridge / Miami / London / San Diego / Yokneam / /
Company
Distributed Systems / Arora / Zambreno / Intel Corporation / Embedded Systems / EZchip Technologies Ltd. / Las Vegas NV / /
Country
France / Japan / Korea / United Kingdom / India / Germany / Italy / United States / Greece / Israel / / /
Event
Extinction / Force Majeure / /
Facility
Computer Engineering University of Massachusetts / Store Pattern / University of Wisconsin / Carnegie Mellon University / /
IndustryTerm
programmable routers / end-systems / nextgeneration network / actual packet processing application / software-programmable packet processing systems / Internet access links / protocol processing implementation / per-flow processing state / Internet protocols / intrusion detection systems / protocol processor / secure packet processing platform / computer networking community / multi-processor system-on-chip / selected networking domains / Control processors / secure processing / packet processing systems / nextgeneration networks / mobile ad-hoc networks / sensor networks / Internet architecture / network applications / subsystem tracks processing progress / stateful processing features / vulnerable software / similar protocols / Internet Protocol / computer network infrastructure / Internet measurment / target systems / crucial networking infrastructure / workstation routers / application processing / protocol processing / data path services / protocol processing implementation binary / lightweight security solution / data plane processing / normal processing behavior / internet worm / service extensible routers / nextgeneration Internet / multicore network processor / software security / Internet routers / dependable network / Internet Measurement / network-processor-based programmable routers / multi-core systems / Internet clean-slate design / Internet impasse / malicious processing / packet processor / software processing / unicore processors / parallel multi-core packet processors / normal protocol / active networks / packet processing program / runtime management / diverse and new protocols / communication infrastructure / packet processing / configurable high-level protocols / multi-core packet processing systems / correct protocol / packet processing platforms / data path network processors / computer communications / router systems / /
NaturalFeature
Benchmarks stream / Different stream / Information stream / Different Benchmarks stream / /
OperatingSystem
Microsoft Windows / DoS / /
Organization
LSI APP / IMC / University of Massachusetts / Amherst / ASIC / Carnegie Mellon University / Pittsburgh / CERT Coordination Center / Next-Generation Networks Tilman Wolf and Russell Tessier Department of Electrical / Department of Computer Science / University of Wisconsin / Stanford / /
Person
Sophia Antipolis / Y. Zhou / V / Russell Tessier / /
Position
security model for our work / representative / general and representative / /
multicore.monitor.overhead.eps