![Hardware verification languages / Hardware description languages / Logic design / SystemVerilog / Debugging / E / Logic simulation / VHDL / Timing closure / Electronic engineering / Electronic design automation / Digital electronics Hardware verification languages / Hardware description languages / Logic design / SystemVerilog / Debugging / E / Logic simulation / VHDL / Timing closure / Electronic engineering / Electronic design automation / Digital electronics](https://www.pdfsearch.io/img/9488d8388aca7cb248a57f011a2a92b9.jpg)
| Document Date: 2015-04-29 10:15:28 Open Document File Size: 2,26 MBShare Result on Facebook
Company RTL / Synopsys Inc. / / Country United States / / IndustryTerm power networks / nAnalyzer solution / debug solution / multiwindow hardware / manipulation applications / behavior analysis technology / software engineers / design knowledge infrastructure / data mining / verification tools / scripts/utilities / power analysis tools / formal tools / automation technologies / using unique behavior analysis technology / / Person Effi E Efficient / / / Position driver / Power Manager / Manager browser / local sales representative / / ProgrammingLanguage TCL / Verilog / C / C++ / / RadioStation Core / / Technology Verilog / automation technologies / API / data mining / simulation / behavior analysis technology / VHDL / GUI / / URL www.synopsys.com / http /
SocialTag |