Institut für Technische Informatik und Kommunikationsnetze Computer Engineering and Networks Laboratory Prof. L. Thiele

First Page		Document Content
Date: 2016-02-29 10:12:36 Parallel computing Manycore processors Reconfigurable computing Computer architecture Microprocessors Multi-core processor Massively parallel processor array Tilera Adapteva Benchmark TILE64 CPU cache		Institut für Technische Informatik und Kommunikationsnetze Computer Engineering and Networks Laboratory Prof. L. Thiele Add to Reading List Source URL: www.tik.ee.ethz.ch Download Document from Source Website File Size: 312,37 KB Share Document on Facebook

	Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13 TI Confidential – NDA Restrictions DocID: 1vrry - View Document
	Evaluating the SEE sensitivity of a 45nm SOI Multi-core Processor due to 14 MeV Neutrons Pabo Ramos, Vanessa Vargas, M. Baylac, F. Villa, S. Rey, Juan Antonio Clemente, Nacer-Eddine Zergainoh, Jean-Fran¸cois M´ehaut, R DocID: 1tdSY - View Document
	Task-parallel versus data-parallel library-based programming in multicore systems Diego Andrade, Basilio B. Fraguela University of A Coru˜na, Spain {dcanosa,basilio}@udc.es DocID: 1rtTH - View Document
	CECS CENTER FOR EMBEDDED & CYBER-PHYSICAL SYSTEMS CECS Seminar Series Present DocID: 1rtuF - View Document
	Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis Yu Jung Lo, Samuel Williams, Brian Van Straalen, Terry J. Ligocki, Matthew J. Cordery, Nicholas J. Wright, Mary W. Hall, and Leonid Oliker U DocID: 1rrNN - View Document