Back to Results
First PageMeta Content
Instruction set architectures / Central processing unit / Microprocessors / Digital electronics / CPU cache / Pointer / AMD 10h / Multi-core processor / ARM architecture / Computer architecture / Computer hardware / Computing


Tagged memory and minion cores in the lowRISC SoC December 2014 lowRISC project team Computer Laboratory
Add to Reading List

Document Date: 2015-05-13 16:22:20


Open Document

File Size: 177,82 KB

Share Result on Facebook

City

Minneapolis / Austin / Boston / Washington / DC / Portland / London / /

Company

IBM / SoCs / Motorola / Creative Commons / IEEE/ACM Intl / /

Country

United States / United Kingdom / /

Facility

Computer Laboratory University of Cambridge lowRISC-MEMO / /

IndustryTerm

capability systems / security applications / minimal software / low-speed protocols / legacy software / software analyses / complicated software-supported tagging / deterministic real-time processing / tagged memory solution / wireless network processor / implemented using fixed-function hardware / software techniques / software hooks / energy usage / energy consumption / reconfigurable hardware / software-defined peripherals / test chips / software transactional memory implementation / test chip / higher speed protocols / cross site / /

OperatingSystem

AS/400 / /

Organization

Time Processor Unit / Programmable Unit for Metadata Processing / USENIX Association / Programmable Real-Time Unit / Computer Laboratory University of Cambridge lowRISC-MEMO / IEEE Computer Society / /

Person

Gavin Ferris / Robert Mullins / /

Position

Programmable Memory Controller for the DDRx Interfacing Standards” / O Tag Cache Memory Controller / Programmable Memory Controller / memory controller / /

Product

SQL injection / M-16 / /

ProgrammingLanguage

SQL / DC / C++ / /

ProvinceOrState

Texas / Minnesota / Oregon / /

RadioStation

Core / /

Technology

FPGA / higher speed protocols / wireless network processor / relatively low-speed protocols / TI processors / Sitara AM335x processors / Cache Memory / currently shipping processors / Operating Systems / pdf / test chip / Ethernet / cellular telephone / TI Sitara processor / main processor / ARM Cortex-M4 processor / main processors / http / virtual memory system / open-source System-on-Chip / test chips / /

URL

http /

SocialTag