<--- Back to Details
First PageDocument Content
Supercomputers / NEC SX-9 / FLOPS / Concurrent computing / Distributed computing architecture / Cell / NEC / SUPER-UX / Vector processor / Computing / Parallel computing / NEC SX-8
Date: 2012-09-11 09:43:46
Supercomputers
NEC SX-9
FLOPS
Concurrent computing
Distributed computing architecture
Cell
NEC
SUPER-UX
Vector processor
Computing
Parallel computing
NEC SX-8

Papers on Supercomputer SX Series Effects Activities of Cyberscience Center and Performance Evaluation of the SX-9 Supercomputer KOBAYASHI Hiroaki, EGAWA Ryusuke, OKABE Kouki, ITO Eiichi, OIZUMI Kenji Abstract

Add to Reading List

Source URL: www.nec.com

Download Document from Source Website

File Size: 1,81 MB

Share Document on Facebook

Similar Documents

Lecture 13: Vectors William Gropp www.cs.illinois.edu/~wgropp Overview •  Parallelism with the processor

Lecture 13: Vectors William Gropp www.cs.illinois.edu/~wgropp Overview •  Parallelism with the processor

DocID: 1qT3w - View Document

Lecture 4: Modeling Sparse Matrix-Vector Multiply William Gropp www.cs.illinois.edu/~wgropp  Sustained Memory Bandwidth

Lecture 4: Modeling Sparse Matrix-Vector Multiply William Gropp www.cs.illinois.edu/~wgropp Sustained Memory Bandwidth

DocID: 1qD59 - View Document

Multicore Tools SHIM Multicore HW Software-Hardware Interface for Multi-many-core

Multicore Tools SHIM Multicore HW Software-Hardware Interface for Multi-many-core

DocID: 1q8Ws - View Document

Improving Memory Subsystem Performance using ViVA: Virtual Vector Architecture Joseph Gebis12 ,Leonid Oliker12 , John Shalf1 , Samuel Williams12 ,Katherine Yelick12 1  CRD/NERSC, Lawrence Berkeley National Laboratory Ber

Improving Memory Subsystem Performance using ViVA: Virtual Vector Architecture Joseph Gebis12 ,Leonid Oliker12 , John Shalf1 , Samuel Williams12 ,Katherine Yelick12 1 CRD/NERSC, Lawrence Berkeley National Laboratory Ber

DocID: 1q3Q3 - View Document

A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation Nuno Roma and Leonel Sousa Instituto Superior Técnico / INESC-ID, Lisboa, Portugal  Abstract:

A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation Nuno Roma and Leonel Sousa Instituto Superior Técnico / INESC-ID, Lisboa, Portugal Abstract:

DocID: 1pQXh - View Document