First Page | Document Content | |
---|---|---|
![]() Date: 2016-01-22 21:17:29Computing Computer architecture Transaction processing Concurrency control Consistency model Cache coherency Sequential consistency Linearizability Cache Eventual consistency Sync Weak consistency | Add to Reading List |
![]() | spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 3DocID: 1rgnX - View Document |
![]() | L8: Memory Models CSE 452 Winter 2016 “There are only two hard things in computer science: cache invalidation and naming things.” - Phil KarltonDocID: 1rc3g - View Document |
![]() | An Equal Opportunity / Affirmative Action Agency Permit Application Office of Parks, Recreation and Historic PreservationDocID: 1raJ0 - View Document |
![]() | spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 4DocID: 1r92A - View Document |
![]() | Design of Parallel and High Performance Computing HS 2014 Torsten Hoefler, Markus P¨ uschel Department of Computer Science ETH ZurichDocID: 1r67n - View Document |