<--- Back to Details
First PageDocument Content
Concurrency / Compare-and-swap / Linearizability / Non-blocking algorithm / Test-and-set / Load-link/store-conditional / CPU cache / Parallel computing / Transactional memory / Concurrency control / Computing / Computer architecture
Date: 2011-03-27 18:54:48
Concurrency
Compare-and-swap
Linearizability
Non-blocking algorithm
Test-and-set
Load-link/store-conditional
CPU cache
Parallel computing
Transactional memory
Concurrency control
Computing
Computer architecture

Fourth Workshop on Scalable Shared Memory Multiprocessors, Chicago, IL, April 1994 Scalable Atomic Primitives for Distributed Shared Memory Multiprocessors (Extended Abstract)

Add to Reading List

Source URL: www.cs.rochester.edu

Download Document from Source Website

File Size: 123,18 KB

Share Document on Facebook

Similar Documents

Administrivia  Design of Parallel and High-Performance Computing

Administrivia  Design of Parallel and High-Performance Computing

DocID: 1rqkH - View Document

Administrivia  Design of Parallel and High-Performance Computing

Administrivia  Design of Parallel and High-Performance Computing

DocID: 1rnNM - View Document

Aaron Turon  Research Statement My research lies broadly in the areas of programming languages and verification, with the goal of building reliable software systems. I am drawn to software components that are usually cha

Aaron Turon Research Statement My research lies broadly in the areas of programming languages and verification, with the goal of building reliable software systems. I am drawn to software components that are usually cha

DocID: 1rnbf - View Document

Reagents: Expressing and Composing Fine-grained Concurrency Aaron Turon Northeastern University

Reagents: Expressing and Composing Fine-grained Concurrency Aaron Turon Northeastern University

DocID: 1rk2P - View Document

Brief Announcement: Selfishness in Transactional Memory Raphael Eidenbenz Roger Wattenhofer  Computer Engineering and Networks Lab

Brief Announcement: Selfishness in Transactional Memory Raphael Eidenbenz Roger Wattenhofer Computer Engineering and Networks Lab

DocID: 1qKkF - View Document