First Page | Document Content | |
---|---|---|
Date: 2017-05-29 18:44:50Computer architecture Concurrent computing Computing Parallel computing Central processing unit Flynn's taxonomy Microprocessors Superscalar processor SIMD Vector processor Scalar processor Automatic vectorization | Vector Lane Threading Suzanne Rivoire, Rebecca Schultz, Tomofumi Okuda†, Christos Kozyrakis Electrical Engineering Department Stanford University {rivoire,rschultz,tokuda,kozyraki}@stanford.edu 8Add to Reading ListSource URL: rivoire.cs.sonoma.eduDownload Document from Source WebsiteFile Size: 82,56 KBShare Document on Facebook |
Contacts: Jim OrmondDocID: 1pjsR - View Document | |
Security Analysis of x86 Processor Microcode Daming D. Chen Gail-Joon Ahn Arizona State UniversityDocID: 1p2Ol - View Document | |
T9000 - superscalar transputer Richard Forsyth Bob Krysiak Roger Shepherd INrvl0S Limited - SGS-Thomson MicroelectronicsDocID: 1oNLi - View Document | |
DOC DocumentDocID: 1onmV - View Document | |
2013 IEEE Computer Society Annual Symposium on VLSI A Study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency Keywords-Core Morphing; Asymmetric Multicore Processor (AMP);DocID: 1l27i - View Document |