Back to Results
First PageMeta Content
Ethernet / Field-programmable gate array / Digital electronics / Wireless sensor network / Altera / SerDes / Universal asynchronous receiver/transmitter / Interlaken / Phase-locked loop / Electronic engineering / Electronics / Technology


AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers © December 2009 AN[removed]
Add to Reading List

Document Date: 2009-12-28 17:31:45

Open Document

File Size: 767,86 KB

Share Result on Facebook

Company

Altera Corporation / Packet / /

/

Event

FDA Phase / /

IndustryTerm

chip-to-chip / cascade network / speed communication protocol / excellent solution / serial interface applications / 40G/100G line card solution / /

Organization

ATX PLL / /

Person

Lane Borrowing / /

Position

Manager interface / General / Manager / Assignment Editor / /

Product

Stratix IV / 40G/100G / Interlaken / Stratix / Stratix IV Transceivers / Interlaken Applications / /

PublishedMedium

the ALTGX Transceiver Setup Guide / /

Technology

Interlaken protocol / FPGA / high-speed communication protocol / Boxing Logic The Interlaken protocol / Which protocol / Deskew Requirements The Interlaken protocol / /

URL

www.oiforum.com / /

SocialTag