Back to Results
First PageMeta Content



Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture Fazal Hameed, Lars Bauer, and Jörg Henkel Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany {hameed, l
Add to Reading List

Document Date: 2014-04-03 01:58:30


Open Document

File Size: 342,78 KB

Share Result on Facebook
UPDATE