<--- Back to Details
First PageDocument Content
Computing / Computer architecture / Computer engineering / Embedded microprocessors / Instruction set architectures / EnSilica / ESi-RISC / Central processing unit / JTAG / ARC / 16-bit / Reduced instruction set computing
Date: 2014-10-14 01:56:25
Computing
Computer architecture
Computer engineering
Embedded microprocessors
Instruction set architectures
EnSilica
ESi-RISC
Central processing unit
JTAG
ARC
16-bit
Reduced instruction set computing

eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t

Add to Reading List

Source URL: www.avant-tek.com

Download Document from Source Website

File Size: 321,40 KB

Share Document on Facebook

Similar Documents

Design Choice: Hard or Soft Virtual Components? by Thomas Harms Marketing & Applications Manager, Europe System-on-a-Chip Design Technology (SoCDT) Organization Motorola Semiconductor Product Sector

Design Choice: Hard or Soft Virtual Components? by Thomas Harms Marketing & Applications Manager, Europe System-on-a-Chip Design Technology (SoCDT) Organization Motorola Semiconductor Product Sector

DocID: 1riZ2 - View Document

OpTiMSoC User Guide  June 7, 2016 Document Changes

OpTiMSoC User Guide June 7, 2016 Document Changes

DocID: 1rfAH - View Document

eSi-3200 – 32-bit, low-cost & low-power CPU EnSilica’s eSi-3200 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs with on-chip memories. The eSi-3

eSi-3200 – 32-bit, low-cost & low-power CPU EnSilica’s eSi-3200 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs with on-chip memories. The eSi-3

DocID: 1rbpk - View Document

Embedded World 2016 Nuremberg Hall 4A-326 FTDI Introduces Highly Sophisticated Single-Chip Solution for USB Full Speed Bridging

Embedded World 2016 Nuremberg Hall 4A-326 FTDI Introduces Highly Sophisticated Single-Chip Solution for USB Full Speed Bridging

DocID: 1r0Dd - View Document

Faraday Technology Allied with Arasan Chip Systems in MIPI® DSI Receiver and MIPI D-PHY Arasan’s extensive experience with MIPI guarantees a rapid product launch  San Jose, California, March 22, Arasan Chip Sys

Faraday Technology Allied with Arasan Chip Systems in MIPI® DSI Receiver and MIPI D-PHY Arasan’s extensive experience with MIPI guarantees a rapid product launch San Jose, California, March 22, Arasan Chip Sys

DocID: 1qL2N - View Document