TOWARDS GPU HEVC INTRA DECODING: SEIZING FINE-GRAIN PARALLELISM Diego F. de Souza, Aleksandar Ilic, Nuno Roma, Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, Lisboa, Portugal {diego.souza,

First Page		Document Content
Date: 2016-03-10 05:53:57 Computing Video compression Data compression Video ISO standards Videotelephony MPEG Computer file formats High Efficiency Video Coding Coding tree unit Deblocking filter Graphics processing unit		TOWARDS GPU HEVC INTRA DECODING: SEIZING FINE-GRAIN PARALLELISM Diego F. de Souza, Aleksandar Ilic, Nuno Roma, Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, Lisboa, Portugal {diego.souza, Add to Reading List Source URL: www.inesc-id.pt Download Document from Source Website File Size: 341,96 KB Share Document on Facebook

	J Real-Time Image Proc:571–587 DOIs11554y ORIGINAL RESEARCH PAPER Exploiting task and data parallelism for advanced video coding DocID: 1qFa3 - View Document
	Professional H.265/HEVC Encoder LSI Toward High-Quality 4K/8K Broadcast Infrastructure Code Name: NARA (Next-generation encoder Architecture for Real-time HEVC Application) Hiroe Iwasaki, Takayuki Onishi, Ken Nakamura, DocID: 1qgPv - View Document
	2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) COOPERATIVE CPU+GPU DEBLOCKING FILTER PARALLELIZATION FOR HIGH PERFORMANCE HEVC VIDEO CODECS Diego F. de Souza, Nuno Roma, Leonel Sou DocID: 1q2AE - View Document
	TOWARDS GPU HEVC INTRA DECODING: SEIZING FINE-GRAIN PARALLELISM Diego F. de Souza, Aleksandar Ilic, Nuno Roma, Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, Lisboa, Portugal {diego.souza, DocID: 1pRHt - View Document
	GPU Acceleration of the HEVC Decoder Inter Prediction Module Diego F. de Souza, Aleksandar Ilic, Nuno Roma and Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, , Lisbon, Portugal Email: {dieg DocID: 1oW64 - View Document