<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2014-02-28 13:21:38Computer architecture Digital signal processors VideoCore Computer performance Processor register Control register Lookup table Computing Central processing unit Computer programming |
Add to Reading List |
Architecture Guide VideoCore® IV 3D | ® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTODocID: 1rkhA - View Document |
 | BidSwitch DSP/Agency Seat Mapping Overview BidSwitch is an infrastructure layer that serves as a single integration point between SSPs and DSPs, providing our partners with an efficient and transparent way to manage acceDocID: 1qf93 - View Document |
 | Chapter 1 CUSTOMIZABLE AND REDUCED HARDWARE MOTION ESTIMATION PROCESSORS Nuno Roma, Tiago Dias, Leonel Sousa AbstractDocID: 1q2wP - View Document |
 | Microsoft Word - Vimicro_VC3809_PB_IPC_V1.0.docDocID: 1oMhK - View Document |