Back to Results
First PageMeta Content
Electronic engineering / Embedded systems / Interrupts / Central processing unit / Intel MCS-51 / Joint Test Action Group / Universal asynchronous receiver/transmitter / WDC 65C134 / R8C / Computer architecture / Microcontrollers / Electronics


Document Date: 2008-10-28 11:49:02

Open Document

File Size: 125,91 KB

Share Result on Facebook

City

ISR / PMU / /

Company

Synopsys / ALTERA / Evatronix SA / TSMC / I High Hardware / MTI / /

Country

Poland / /

/

Event

Natural Disaster / /

Facility

Serial1 port / PORT Port / Serial Port / O High Program store / I Verification Methods Serial Port / I/O port / Artisan TSMC library Copyright / Headquarters Przybyly / /

/

IndustryTerm

control algorithm / software breakpoints / low-power control systems / on-line hardware / 80C51 device / e.g. energy / /

NaturalFeature

Rise/Fall / /

Organization

FPGA / Power Management Unit / ASIC / Central Processing Unit / Data Sheet Design Department / /

Person

Clock Peripheral / /

/

Position

80C515-compatible Interrupt Controller / port controller / behavioral model / Controller / Data Sheet Pin Description Name Performance Polarity/ Type Bus size Description General / /

Product

SDI iP1 Speakers / /

ProgrammingLanguage

Verilog / /

Technology

FPGA / Third Party Reference The T8051 On-Chip / full-duplex / RAM / ASIC / Verilog / FLASH memory / JTAG / control algorithm / generator On-Chip / simulation / 4 T8051 Data Sheet Block Diagram T8051_CPU External Memory Interface On-Chip / DSP / 0 external input On-Chip / UART / /

URL

www.evatronix.pl / /

SocialTag