Back to Results
First PageMeta Content
Central processing unit / Instruction set architectures / MIPS architecture / Instruction set / Reduced instruction set computing / Machine code / Microprocessor / Computer / CPU design / Computer architecture / Computer hardware / Electronic engineering


TEACHING COMPUTER ARCHITECTURE THROUGH DESIGN PRACTICE Guoping Wang Indiana University Purdue University Fort Wayne, Indiana; Email:[removed]
Add to Reading List

Document Date: 2013-02-19 16:25:23

Open Document

File Size: 100,75 KB

Share Result on Facebook

City

San Francisco / /

Company

LED / Mentor Graphics / Microprocessor Systems / Advanced Learning Technologies / Patterson / Xilinx / /

/

Facility

LED bar / University Purdue University Fort Wayne / University of Wisconsin / /

IndustryTerm

singlecycle processor / non-commercial software / register / /

OperatingSystem

GNU / /

Organization

American Society for Engineering Education / Indiana University Purdue University / US Federal Reserve / XSA-100 FPGA Board / XESS XSA-100 FPGA Board / University of Wisconsin / /

Person

Brian R. Gaeke / Morgan Kaufmann / /

Position

GNU General / rt / Pa rt / beq rs rt / rs rt / /

ProgrammingLanguage

Assembly language / C / /

ProvinceOrState

Wisconsin / Illinois / Indiana / California / /

Technology

FPGA / finite state machine / singlecycle processor / Spartan2 FPGA chip / modified processor / RISC processor / simplified RISC processor / This RISC processor / simulation / operating system / VHDL / Flash / /

URL

http /

SocialTag