First Page | Meta Content | |
---|---|---|
Document Date: 2013-02-27 15:26:40Open Document File Size: 550,86 KBShare Result on FacebookCompanyAtmel / Synopsys / Chapter 4 Hardware / AMD / STMicroelectronics / NXP Semiconductors / Intel / /Facilityinterchange A / /IndustryTermsystem-on-chip / can benefit applications / plane-per-plane processing / le-endian processor / software implementations / simplest solution / cryptographic algorithm / interleaved slices processing / technology library / /MarketIndexcase 105 / /OrganizationFPGA / ASIC / /PersonYves Moulart / Joachim Strömbergson / Renaud Bauvin / Francesco Regazzoni / Christian Wenzel-Benner / Virgile Landry Nguegnia Wandji / Bernhard Jungk / Jean-Louis Modave / Joris Delclef / Armand Linkens / Gilles V A Ronny V / Guido B Joan / /Positionmodel this relationship / General / /ProgrammingLanguageE / RC / C / Python / K / /Technologyle-endian processor / 8-bit processor / FPGA / RAM / ASIC / resulting algorithm / ARM processors / system-on-chip / API / Implementation techniques Algorithm / implementation overview Algorithm / operating system / AVR processor / 64-bit processor / 8-bit RISC processor / VHDL / /URLhttp /SocialTag |