<--- Back to Details
First PageDocument Content
Software engineering / Year of birth missing / Explicitly parallel instruction computing / Krishna Palem / Trimarans / Wen-mei Hwu / Compiler / Instruction-level parallelism / Program optimization / Watercraft / Programming language implementation / Computing
Date: 2007-03-06 21:23:11
Software engineering
Year of birth missing
Explicitly parallel instruction computing
Krishna Palem
Trimarans
Wen-mei Hwu
Compiler
Instruction-level parallelism
Program optimization
Watercraft
Programming language implementation
Computing

1 The Trimaran Compiler Research Infrastructure for Instruction Level Parallelism

Add to Reading List

Source URL: www.trimaran.org

Download Document from Source Website

File Size: 32,14 KB

Share Document on Facebook

Similar Documents

DCC888 – Instruction Level Parallelism Name: 1

DocID: 1uAnP - View Document

RICE UNIVERSITY Exploiting Instruction-Level Parallelism for Memory System Performance by Vijay S. Pai

DocID: 1t1wH - View Document

Parallel computing / Central processing unit / Microprocessors / Instruction set architectures / Classes of computers / Bit-level parallelism / Reduced instruction set computing / Instruction-level parallelism / 64-bit computing / Instruction set / Very long instruction word / Microarchitecture

Advanced Parallel Architecture Lesson 2 Annalisa Massini Introduction

DocID: 1pv4j - View Document

Cache / Central processing unit / Computer memory / Computer architecture / Parallel computing / CPU cache / Locality of reference / Benchmark / Microarchitecture / Instruction set / Instruction-level parallelism / Draft:Cache memory

Insight into Application Performance Using Application-Dependent Characteristics Waleed Alkohlani1 , Jeanine Cook2 , and Nafiul Siddique1 1 Klipsch School of Electrical and Computer Engineering,

DocID: 1oxIu - View Document

Parallel computing / Guang Gao / Computer architecture / Software pipelining / Symposium on Parallelism in Algorithms and Architectures / Superscalar processor / Dataflow architecture / Instruction-level parallelism / Data-intensive computing / XPL / Rock / Josh Fisher

DOC Document

DocID: 1onmV - View Document