November 2008 Next Generation of Interconnect Technology for Multiprocessor SoC (NEGUS) EP C512812 1 A.Yakovlev (Principal Investigator), A. Bystrov, A. Koelmans, D.J. Kinniment, Newcastle University This three year proj - Yakovlev - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2008-11-24 05:50:27 Integrated circuits Electrical circuits Electronic design automation Network On Chip Asynchronous system Field-programmable gate array Advanced Learning and Research Institute Asynchronous circuit Yakovlev Electronic engineering Electrical engineering Electronics		November 2008 Next Generation of Interconnect Technology for Multiprocessor SoC (NEGUS) EP/C512812/1 A.Yakovlev (Principal Investigator), A. Bystrov, A. Koelmans, D.J. Kinniment, Newcastle University This three year proj Add to Reading List Source URL: www.staff.ncl.ac.uk Download Document from Source Website File Size: 51,67 KB Share Document on Facebook

	ISSN No: International Journal & Magazine of Engineering, Technology, Management and Research A Peer Reviewed Open Access International Journal DocID: 1rfDL - View Document
	Advanced Logic Design Techniques in Asynchronous Sequential Circuit Synthesis Charles R. Bond http://www.crbond.com DocID: 1qEfm - View Document
	The design of the control circuit for an asynchronous instruction prefetch unit using signal transition graphs S.-H. Chung and S.B. Furber Department of Computer Science, The University of Manchester, Oxford Road, Manche DocID: 1mtbT - View Document
	Document Number: Revises: Date: Reply To N3896 DocID: 1aQ6b - View Document
	HKTA 2034 ISSUE 2 FEBRUARY 2003 NETWORK CONNECTION SPECIFICATION FOR CONNECTION OF DocID: 18P9j - View Document