<--- Back to Details
First PageDocument Content
Concurrency / Compare-and-swap / Linearizability / Non-blocking algorithm / Test-and-set / Load-link/store-conditional / CPU cache / Parallel computing / Transactional memory / Concurrency control / Computing / Computer architecture
Date: 2011-03-27 18:54:48
Concurrency
Compare-and-swap
Linearizability
Non-blocking algorithm
Test-and-set
Load-link/store-conditional
CPU cache
Parallel computing
Transactional memory
Concurrency control
Computing
Computer architecture

Fourth Workshop on Scalable Shared Memory Multiprocessors, Chicago, IL, April 1994 Scalable Atomic Primitives for Distributed Shared Memory Multiprocessors (Extended Abstract)

Add to Reading List

Source URL: www.cs.rochester.edu

Download Document from Source Website

File Size: 123,18 KB

Share Document on Facebook

Similar Documents

Reagents: Expressing and Composing Fine-grained Concurrency Aaron Turon Northeastern University

Reagents: Expressing and Composing Fine-grained Concurrency Aaron Turon Northeastern University

DocID: 1rk2P - View Document

Exercise 10: Exercising in style Task 1: Very exclusive! a) Give a solution to mutual exclusion using a fetch-and-add register. b) Give a solution to mutual exclusion using a compare-and-swap register. c) Give a solution

Exercise 10: Exercising in style Task 1: Very exclusive! a) Give a solution to mutual exclusion using a fetch-and-add register. b) Give a solution to mutual exclusion using a compare-and-swap register. c) Give a solution

DocID: 1r8fM - View Document

Semantically Enhanced Containers for Concurrent Real-Time Systems Damian Dechev1 , Peter Pirkelbauer1 , Nicolas Rouquette2 , and Bjarne Stroustrup1 , , .

Semantically Enhanced Containers for Concurrent Real-Time Systems Damian Dechev1 , Peter Pirkelbauer1 , Nicolas Rouquette2 , and Bjarne Stroustrup1 , , .

DocID: 1pDQ8 - View Document

High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah)

High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah)

DocID: 1ppnX - View Document

Lock-free Dynamically Resizable Arrays Damian Dechev, Peter Pirkelbauer, and Bjarne Stroustrup Texas A&M University College Station, TX {dechev, peter.pirkelbauer}@tamu.edu,

Lock-free Dynamically Resizable Arrays Damian Dechev, Peter Pirkelbauer, and Bjarne Stroustrup Texas A&M University College Station, TX {dechev, peter.pirkelbauer}@tamu.edu,

DocID: 1p8Ow - View Document