1-bit architecture - PDFSEARCH.IO - Document Search Engine

1-bit architecture
Results: 109

#	Item
1	cs281: Computer Systems CPUlab – ALU and Datapath Assigned: Oct. 30, Due: Nov. 8 at 11:59 pm The objective of this exercise is twofold – to complete a combinational circuit for an ALU that Add to Reading List Source URL: personal.denison.edu Language: English - Date: 2015-11-10 08:26:31 Computer architecture Central processing unit Computing Computer engineering Arithmetic logic unit Datapath 1-bit architecture ANTIC Instruction set Register file Classic RISC pipeline
2	VLBA Sensitivity Upgrade Memo 42 rev. 1 Description of the VDIF format used by the VLBA, VLA and GBT including the VDIF Extended Data Version 3 definition Add to Reading List Source URL: www.vlbi.org Language: English - Date: 2014-04-17 00:08:27 Computer architecture Computing Instruction set architectures DEC Alpha Integer Bit field
3	cs281: Introduction to Computer Systems CPUlab – Y86 Hardwired Control Nov Add to Reading List Source URL: personal.denison.edu Language: English - Date: 2015-11-10 08:29:13 Central processing unit Computer architecture Computer hardware Computer engineering Datapath Computer 1-bit architecture Register file Instruction set Program counter
4	System V Application Binary Interface AMD64 Architecture Processor Supplement Draft VersionEdited by Michael Matz , Jan Hubiˇcka2 , Andreas Jaeger3 , Mark Mitchell4 1 Add to Reading List Source URL: refspecs.linuxbase.org Language: English - Date: 2015-01-28 11:44:48 X86 architecture Subroutines X86-64 Application binary interface X86 64-bit computing Calling convention Fortran Pointer Call stack Portable Executable
5	System V Application Binary Interface x86-64TM Architecture Processor Supplement Draft Version 0.21 Edited by Jan Hubicka , Andreas Jaeger2 , Mark Mitchell3 1 Add to Reading List Source URL: refspecs.linuxbase.org Language: English - Date: 2015-01-28 11:44:48 X86 architecture X86-64 Application binary interface Calling convention X86 64-bit computing P5 X87 Intel 80386 Intel Processor register X32 ABI
6	Advanced Parallel Architecture Annalisa Massini Vector architecture 2 Add to Reading List Source URL: twiki.di.uniroma1.it Language: English - Date: 2015-04-28 17:33:30 Central processing unit Parallel computing Computer architecture Supercomputers Instruction set architectures Processor register Cray-1 MIPS instruction set SIMD Instruction set 64-bit computing Euclidean vector
7	64-bit address spaces • Straight hierarchical page tables not efficient • Solution 1: Guarded page tables [Liedtke] - Omit intermediary tables with only one entry - Add predicate in high level tables, stating the onl Add to Reading List Source URL: www.scs.stanford.edu Language: English - Date: 2006-10-24 13:43:04 Computer architecture Page table Page Memory-mapped file Paging Pointer Virtual address space Segmentation fault Translation lookaside buffer Virtual memory Computing Computer hardware
8	SPU C/C++ Language Extensions Version 2.1 CBEA JSRE Series Cell Broadband Engine Architecture Add to Reading List Source URL: cell.scei.co.jp Language: English - Date: 2009-11-06 03:19:04 Find first set Sequence container Addressing mode Processor register Euclidean vector 64-bit Pointer Cell software development DEC Alpha Computer architecture Computing Cell
9	Architecture and Design David May David May 1 Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2006-06-20 03:50:56 Data types Primitive types Information Computer architecture Exabyte Central processing unit Multiply–accumulate operation 128-bit 64-bit Computer arithmetic Computing Units of information
10	Architecture and Design David May David May 1 Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2006-06-20 03:50:56 Data types Primitive types Information Computer architecture Exabyte Central processing unit Multiply–accumulate operation 128-bit 64-bit Computer arithmetic Computing Units of information

UPDATE