Tangle: Route-Oriented Dynamic Voltage Minimization for Variation-Afﬂicted, Energy-Efﬁcient On-Chip Networks ∗ Amin Ansari,† Asit Mishra,‡ Jianping Xu,‡ Josep Torrellas † ‡ Intel Corporation † Universit

First Page		Document Content
Date: 2014-01-10 19:15:42 Integrated circuits Network On Chip IC power supply pin Communications protocol Router Routing Convergence Electronic engineering Electronics Electronic design automation		Tangle: Route-Oriented Dynamic Voltage Minimization for Variation-Afﬂicted, Energy-Efﬁcient On-Chip Networks ∗ Amin Ansari,† Asit Mishra,‡ Jianping Xu,‡ Josep Torrellas † ‡ Intel Corporation † Universit Add to Reading List Source URL: iacoma.cs.uiuc.edu Download Document from Source Website File Size: 925,42 KB Share Document on Facebook

	Drain Voltage and Avalanche Ratings for GaN FETs Jason Cuadra Application Note AN-0008 Rev. 2.0.2 DocID: 1rbdg - View Document
	PDF Document DocID: 1r9fz - View Document
	PDF Document DocID: 1r8GQ - View Document
	Order this document by MC145026/D DocID: 1qOrv - View Document
	MINI-CIRCUITS / AVANTEK MONOLITHIC AMPLIFIERS ( DC TO 8GHz ) MARKING IDENTIFICATION / EQUIVALENT Model Mini-circuits MAR-1 DocID: 1pR8Z - View Document