10GBASE-KR FEC Tutorial Andre Szczepanek (TI) Ilango Ganga (Intel) Cathy Liu (LSI logic) Magesh Valliappan (Broadcom)

First Page		Document Content
Date: 2006-07-14 18:08:07 10 Gigabit Ethernet Coding theory Data transmission Telecommunications engineering Reed–Solomon error correction Symbol rate 64b/66b encoding Notation Information Error detection and correction Ethernet Forward error correction		10GBASE-KR FEC Tutorial Andre Szczepanek (TI) Ilango Ganga (Intel) Cathy Liu (LSI logic) Magesh Valliappan (Broadcom) Add to Reading List Source URL: ieee802.org Download Document from Source Website File Size: 595,32 KB Share Document on Facebook

	How to Calculate P(O) Calculating P(O) Forward Algorithm Backward Algorithm DocID: 1rsaS - View Document
	Daniels_meeting_cover.eps DocID: 1rphC - View Document
	1 Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 , DocID: 1roDZ - View Document
	PROBABILISTIC ALGORITHM FOR LIST VITERBI DECODING by Janani Kalyanam DocID: 1rlYO - View Document