View Document Preview and Link Document Date: 2006-02-27 22:53:37 Open Document File Size: 234,20 KB Share Result on Facebook
City Monterey / / Company IBM / ABC / MVSIS Group / Lehman / Intel / / Country United States / / Currency USD / / / Facility building BDDs / University of California / / IndustryTerm structural technology / cut enumeration algorithm / post-processing step / technology-independent synthesis algorithms / integrated technology mapping environment / intermediate networks / network several technology / Equivalent networks / combinational network / final network / technology mapping / intermediate network / recent advanced technology mapper / terms network / depth-optimal area optimization mapping algorithm / technology mapping algorithm / recent advanced algorithms / http / MusicGroup ABC / / OperatingSystem Linux / / Organization MARCO Focus Center for Circuit System Solution / National Science Foundation / UC Berkeley / University of California / Berkeley / LUT-Based FPGAs Alan Mishchenko Satrajit Chatterjee Robert Brayton Department of EECS / / Person A. Kuehlmann / V / Robert Brayton / Jason Cong / Deming Chen / Chen / Alan Mishchenko Satrajit Chatterjee Robert / / / Position representative of the advanced structural technology / General / class representative / / ProvinceOrState California / / Technology FPGA / cut enumeration algorithm / RAM / synthesis algorithms / Linux / 5.3 Related Work Technology / LUT FPGA technology mapping algorithm / technology mapping algorithm / retiming-based technology mapping algorithm / Integrated Circuits / FPGA technology / pdf / LUT-based FPGA technology / integrated technology / computation Structural technology / minimumarea FPGA technology / area optimization mapping algorithm / simulation / CAD / / URL http / SocialTag 
Improvements to Technology Mapping for LUT-Based FPGAs Alan Mishchenko Satrajit Chatterjee Robert Brayton