View Document Preview and Link Document Date: 2006-05-01 16:05:11 Open Document File Size: 240,51 KB Share Result on Facebook
City Retiming / Los Angeles / / Company ABC / AIG / Intel / Magma Design Automation / / / Facility University of Michigan / EECS University of California / / IndustryTerm incremental placement algorithm / post-processing step / libraryless technology / integrated technology mapping environment / technology mapping / delay-optimal technology mapping / binary search / equivalent networks / intermediate network / terms network / technology mapping algorithm / final network / sequential networks / / MarketIndex IWLS / / Organization National Science Foundation / Integrating Logic Synthesis / Technology Mapping / and Retiming Alan Mishchenko Satrajit Chatterjee Robert Brayton Peichen Pan Department / University of Michigan / EECS University / MR MC / University of California / Berkeley / MC M / / Person Choice / Alan Mishchenko Satrajit Chatterjee Robert / A. Kuehlmann / V / D. P. Singh / V / / Position manager / okay FRAIG manager / class representative / wb / FRAIG manager / / ProgrammingLanguage Verilog / / ProvinceOrState California / Michigan / / Technology ethernet / integrated technology / FPGA / DSM technologies / integrated algorithm / incremental placement algorithm / Verilog / 3 INTEGRATION Technology / period FPGA technology / 3.1 Technology / simulation / technology mapping algorithm / retiming-based technology mapping algorithm / FPGA technology / CAD / / URL http / SocialTag 
Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee Robert Brayton