Back to Results
First PageMeta Content
Central processing unit / Programming idioms / Assembly languages / Machine code / Instruction set architectures / X86 debug register / Control register / Addressing mode / CPU cache / Computer architecture / Computing / Computer hardware


Document Date: 2008-01-14 13:59:32

Open Document

File Size: 1,14 MB

Share Result on Facebook

Company

UST / TL EE 9354 RRD-B30M105 Printed / Y Y Y Y Y Y Y Software / Pin Descriptions 4 1 1 Supplies / National Semiconductor Corporation / C1995 National Semiconductor Corporation / /

Event

FDA Phase / /

Facility

Instruction Pipeline / /

IndustryTerm

software compatibility / metal / semiconductor technology / slave hardware / purpose multiprocessor systems / software module / slave protocol / software compatible / real-time applications / slave processor / real-time controllers / dynamic address translation virtual memory management / software modules / software costs / slave processors / on-chip / memory management / slave-processor protocol / slave protocols / /

Organization

Internal Organization / Memory Organization / SD UD / /

Person

Reset Timing / /

Position

Supervisor / Requirements General / Microprocessor General / User Supervisor / General / programmer / /

Product

NS32532 / /

ProgrammingLanguage

L / FP / DC / C / /

Technology

slave processor / 2 Processor / Slave Instruction Protocol / slave-processor protocol / 2 1 3 Processor Status Register The Processor / semiconductor technology / double-metal CMOS technology / CPU chip / 2 4 5 Address Translation Algorithm / software costs Software Processor / virtual memory / operating system / Timing Slave Processor / 3 1 4 1 Regular Slave Instruction Protocol / /

SocialTag