TX System RISC TX79 Core Architecture (Symmetric 2-way superscalar 64-bit CPU) Rev. 2.0 The information contained herein is subject to change without notice. - Cache control instruction - Document - PDFSEARCH.IO

First Page	Meta Content
	TX System RISC TX79 Core Architecture (Symmetric 2-way superscalar 64-bit CPU) Rev. 2.0 The information contained herein is subject to change without notice. Add to Reading List Document Date: 2011-04-11 16:54:05 Open Document File Size: 3,86 MB Share Result on Facebook Company TOSHIBA CORPORATION / / Facility Pipeline Single Operations / Store Pipe / Store Instructions / Pipeline Burst Operations / / IndustryTerm atomic energy control instruments / electronics applications / semiconductor devices / transportation instruments / safety devices / semiconductor products / / Organization EPC / Organization of the Caches / PC Unit / Bus Interface Unit / Floating-Point Unit / / / Position General / dealer / / ProvinceOrState Mississippi / Hawaii / / Technology semiconductor / 13 CPU Bus Transaction Protocols / 3.1 Line Replacement Algorithm / Floating Point Unit / semiconductor devices / Cache Memory / 4.2 Processor / / SocialTag Computing Control register MIPS architecture Processor register Program counter CPU cache Reduced instruction set computing Instruction set Classic RISC pipeline Computer architecture

TX System RISC TX79 Core Architecture (Symmetric 2-way superscalar 64-bit CPU) Rev. 2.0 The information contained herein is subject to change without notice.Add to Reading List