<--- Back to Details
First PageDocument Content
Integrated circuits / Hardware verification languages / Synopsys / Mentor Graphics / Magma Design Automation / Cadence Design Systems / Electronic design automation / Integrated circuit design / SystemVerilog / Electronic engineering / Electronics / Electronic design
Date: 2015-02-24 17:15:57
Integrated circuits
Hardware verification languages
Synopsys
Mentor Graphics
Magma Design Automation
Cadence Design Systems
Electronic design automation
Integrated circuit design
SystemVerilog
Electronic engineering
Electronics
Electronic design

UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C[removed]FORM 10-K (Mark One)

Add to Reading List

Source URL: www.synopsys.com

Download Document from Source Website

File Size: 281,12 KB

Share Document on Facebook

Similar Documents

Secure Systems Require System Engineering Dan Lyon, Principal Consultant Synopsys, Inc © 2017 Synopsys, Inc.

DocID: 1vnd2 - View Document

Synopsys Common Licensing 1.1 Release Note 1 This release note presents the latest information about Synopsys Common Licensing (SCL) version 1.1 in the following sections: •

DocID: 1vcXd - View Document

CHECKLIST FOR SUCCESSFUL SYNTHESIS The enclosed checklist is intended to aid the designer in developing a successful synthesis methodology. It is not intended to replace the Synopsys documentation, but rather to suppleme

DocID: 1vaQ2 - View Document

P.O. Box 668, Pleasanton, CAPhoneFaxWebsite www.acsef.org Newsletter June 2014 Through the generous title co-sponsorship by Synopsys Outreach Foundation and Lawrence Livermore National

DocID: 1v6bZ - View Document

DC Ultra Library Guidelines October 1999 ©1999 Synopsys, Inc.

DocID: 1ubFQ - View Document